3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721

MC6809E

8-BIT MICROPROCESSING UNIT

The MC6809E is a revolutionary high performance 8-bit microprocessor which supports modern programming techniques such as position independence, reentrancy, and modular programming.

This third-generation addition to the M6800 Family has major architectural improvements which include additional registers, instructions, and addressing modes.

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The MC6809E has the most complete set of addressing modes available on any 8-bit microprocessor today.

The MC6809E has hardware and software features which make it an ideal processor for higher level language execution or standard controller applications. External clock inputs are provided to allow synchronization with peripherals, systems, or other MPUs.

MC6800 COMPATIBLE

- Hardware Interfaces with All M6800 Peripherals
 Software Upward Source Code Compatible Instruction Set and Addressing Modes

ARCHITECTURAL FEATURES

- Two 16-Bit Index Registers
- Two 16-Bit Indexable Stack Pointers
- Two 8-Bit Accumulators can be Concatenated to Form One 16-Bit Accumulator
- Direct Page Register Allows Direct Addressing Throughout Memory

HARDWARE FEATURES

- External Clock Inputs, E and Q, Allow Synchronization
- TSC Input Controls Internal Bus Buffers
- LIC Indicates Opcode Fetch
- AVMA Allows Efficient Use of Common Resources in a Multiprocessor System
- BUSY is a Status Line for Multiprocessing
- Fast Interrupt Request Input Stacks Only Condition Code Register and Program Counter
- Interrupt Acknowledge Output Allows Vectoring By Devices
- Sync Acknowledge Output Allows for Synchronization to External Event
- Single Bus-Cycle RESET
- Single 5-Volt Supply Operation
- NMI Inhibited After RESET Until After First Load of Stack Pointer
- Early Address Valid Allows Use With Slower Memories
- Early Write Data for Dynamic Memories


SOFTWARE FEATURES

- 10 Addressing Modes
 - M6800 Upward Compatible Addressing Modes
 - Direct Addressing Anywhere in Memory Map
 - Long Relative Branches
 - Program Counter Relative
 - True Indirect Addressing
 - Expanded Indexed Addressing 0-, 5-, 8-, or 16-Bit Constant Offsets 8- or 16-Bit Accumulator Offsets Auto-Increment/Decrement by 1 or 2
- Improved Stack Manipulation
- 1464 Instruction with Unique Addressing Modes
- 8 × 8 Unsigned Multiply
- 16-Bit Arithmetic
- Transfer/Exchange All Registers
- Push/Pull Any Registers or Any Set of Registers
- Load Effective Address

HMOS

(HIGH-DENSITY N-CHANNEL, SILICON-GATE)

8-BIT **MICROPROCESSING** UNIT



PIN ASSIGNMENT					
٧ss		40	HALT		
NMI [2	39	TSC		
ĪRO	3	38	LIC		
FIRO	4	37	RESET		
вѕ с	5	36	AVMA		
ВА	6	35	1 0		
vcc t	7	34	ΞE		
A0 [8	33	BUSY		
A1[9	32	I R/₩		
A2 [10	31	1 D0		
A3 [11	3 0	1 D1		
A4 [12	29	D D2		
A5 [13	28] D3		
A6[14	27	1 D4		
A7 🖸	15	26	1 D5		
A8 [16	25	1 D6		
A9 🛭	17	24	1 D7		
A10	18	23	A15		
A11	19	22	3 A14		
A12	20	21	A13		
1			J		

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to $+7.0$	V
Input Voltage	Vin	-0.3 to $+7.0$	V
Operating Temperature Range MC6809E, MC68A09E, MC68B09E MC6809EC, MC68A09EC, MC68B09EC	ТА	T _L to T _H 0 to +70 -40 to +85	°C
Storage Temperature Range	T _{stg}	- 55 to + 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either VSS or VCC).

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance			
Ceramic		50	
Cerdip	$\theta_{ m JA}$	60	°C/W
Plastic		100	

POWER CONSIDERATIONS

The average chip-junction temperature, T_J, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \bullet \theta_{JA})$$

$$(1)$$

Where:

T_A ≡ Ambient Temperature, °C

 $\theta_{\text{JA}} = \text{Package Thermal Resistance, Junction-to-Ambient, } ^{\circ}\text{C/W}$

PD≡PINT+PPORT

PINT≡ICC×VCC, Watts - Chip Internal Power

PPORT = Port Power Dissipation, Watts - User Determined

For most applications PPORT

PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

$$P_D = K + (T_J + 273 ^{\circ}C)$$
 (2)

Solving equations 1 and 2 for K gives:

$$K = P_{D} \bullet (T_A + 273 \circ C) + \theta_{JA} \bullet P_D^2$$
(3)

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .

DC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0 \text{ V} \pm 5\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = T_L$ to T_H unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
Input High Voltage	Logic, Q, RESET E	VIH VIHR VIHC	V _{SS} + 2.0 V _{SS} + 4.0 V _{CC} - 0.75	1 1	V _{CC} V _{CC} +0.3	٧
Input Low Voltage	Logic, RESET E Q	V _{IL} V _{ILC} V _{ILQ}	V _{SS} -0.3 V _{SS} -0.3 V _{SS} -0.3	1 1 1	VSS+0.8 VSS+0.4 VSS+0.6	> > >
Input Leakage Current $(V_{in} = 0 \text{ to } 5.25 \text{ V}, V_{CC} = \text{max})$	Logic, Q, RESET E	lin	_	1 1	2.5 100	μΑ
dc Output High Voltage $(I_{Load} = -205 \mu\text{A, V}_{CC} = \text{min})$ $(I_{Load} = -145 \mu\text{A, V}_{CC} = \text{min})$ $(I_{Load} = -100 \mu\text{A, V}_{CC} = \text{min})$	D0-D7 A0-A15, R/W BA, BS, LIC, AVMA, BUSY	Voн	V _{SS} + 2.4 V _{SS} + 2.4 V _{SS} + 2.4	- -	1 1	٧
dc Output Low Voltage (I _{Load} = 2.0 mA, V _{CC} = min)		VOL	-	-	V _{SS} + 0.5	>
Internal Power Dissipation (Measured at $T_A =$	0°C in Steady State Operation)	PINT	_	-	1.0	V
Capacitance $(V_{in} = 0, T_A = 25^{\circ}C, f = 1.0 \text{ MHz})$	D0-D7, Logic Inputs, Q, RESET	C _{in}		10 30	15 50	pF
	A0-A15, R/W, BA, BS, LIC, AVMA, BUSY	C _{out}	_	10	15	pF
Frequency of Operation (E and Q Inputs)	MC6809E MC68A09E MC68B09E	f	0.1 0.1 0.1	- - -	1.0 1.5 2.0	MHz
Hi-Z (Off State) Input Current (Vin = 0.4 to 2.4 V, V _{CC} = max)	D0-D7 A0-A15, R/W	^I TSI	_	2.0 —	10 100	μΑ


^{*}Capacitances are periodically tested rather than 100% tested.



BUS TIMING CHARACTERISTICS (See Notes 1, 2, 3, and 4)

Ident.	Characteristics	Combal	MC6809E		MC68	3A09E	MC6	MC68B09E	
Number	Characteristics	Symbol	Min	Max	Min	Max	Min	Max	Unit
1	Cycle Time	t _{cyc}	1.0	10	0.667	10	0.5	10	μS
2	Pulse Width, E Low	PWEL	450	9500	295	9500	210	9500	ns
3	Pulse Width, E High	PWEH	450	9500	280	9500	220	9500	ns
4	Clock Rise and Fall Time	t _r , t _f	-	25	-	25	-	20	ns
5	Pulse Width, Q High	PWQH	450	9500	280	9500	220	9500	ns
7	Delay Time, E to Q Rise	tEQ1	200	-	130		100	-	ns
7A	Delay Time, Q High to E Rise	tEQ2	200	-	130	-	100	-	ns
7B	Delay Time, E High to Q Fall	tEQ3	200	_	130	_	100	_	ns
7C	Delay Time, Q High to E Fall	tEQ4	200	_	130	_	100	_	ns
9	Address Hold Time	tAH	20	-	20	_	20	_	ns
11	Address Delay Time from E Low (BA, BS, R/W)	tAD	_	200	_	140		110	ns
17	Read Data Setup Time	†DSR	80	_	60	_	40	_	ns
18	Read Data Hold Time	†DHR	10	_	10	_	10	_	ns
20	Data Delay Time from Q	tDDQ	_	200	_	140	-	110	ns
21	Write Data Hold Time	tDHW	30	_	30	-	30	_	ns
29	Usable Access Time	tACC	695	-	440	_	330	_	ns
30	Control Delay Time	tCD	-	300	-	250	_	200	ns
	Interrupts, HALT, RESET, and TSC Setup Time (Figures 6, 7, 8, 9, 12, and 13)	tPCS	200	-	140	-	110	_	ns
	TSC Drive to Valid Logic Level (Figure 13)	tTSV	-	210	_	150	_	120	ns
	TSC Release MOS Buffers to High Impedance (Figure 13)	tTSR	_	200	_	140	_	110	ns
	TSC Hi-Z Delay Time (Figure 13)	tTSD	_	120	-	85	_	80	ns
	Processor Control Rise and Fall Time (Figure 7)	tPCr, tPCf	_	100	-	100	_	100	ns

FIGURE 1 — READ/WRITE DATA TO MEMORY OR PERIPHERALS TIMING DIAGRAM




- 2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified.
- 3. Hold time ($\ensuremath{\mathfrak{G}}$) for BA and BS is not specified.
- 4. Usable access time is computed by: 1-4-11 max 17.



FIGURE 2 - EXPANDED BLOCK DIAGRAM D0-D7 A0-A15 · V_{CC} Vss PC Instruction Register U S RESET Υ FIRQ Interrupt Control IRO Х ➤ LIC **→** AVMA ➤ R/W TSC В -HALT Bus DP CC Control **→** BA ➤ BUSY Timing

FIGURE 3 - BUS TIMING TEST LOAD

*Internal Three-State Control



C=30 pF for BA, BS, LIC, AVMA, BUSY 130 pF for D0-D7 90 pF for A0-A15, R/W

R = 11.7 k Ω for D0-D7 16.5 k Ω for A0-A15, R/ \overline{W} 24 k Ω for BA, BS, LIC, AVMA, BUSY

PROGRAMMING MODEL

As shown in Figure 4, the MC6809E adds three registers to the set available in the MC6800. The added registers include a direct page register, the user stack pointer, and a second index register.

ACCUMULATORS (A, B, D)

The A and B registers are general purpose accumulators which are used for arithmetic calculations and manipulation of data.


Certain instructions concatenate the A and B registers to form a single 16-bit accumulator. This is referred to as the D register, and is formed with the A register as the most significant byte.

DIRECT PAGE REGISTER (DP)

The direct page register of the MC6809E serves to enhance the direct addressing mode. The content of this register appears at the higher address outputs (A8-A15) during direct addressing instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure M6800 compatibility, all bits of this register are cleared during processor reset.



FIGURE 4 - PROGRAMMING MODEL OF THE MICROPROCESSING UNIT



INDEX REGISTERS (X, Y)

The index registers are used in indexed mode of addressing. The 16-bit address in this register takes part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register offset. During some indexed modes, the contents of the index register are incremented and decremented to point to the next item of tabular type data. All four pointer registers (X, Y, U, S) may be used as index registers.

STACK POINTER (U, S)

The hardware stack pointer (S) is used automatically by the processor during subroutine calls and interrupts. The user stack pointer (U) is controlled exclusively by the programmer. This allows arguments to be passed to and from subroutines with ease. The U register is frequently used as a stack marker. Both stack pointers have the same indexed mode addressing capabilities as the X and Y registers, but also support **Push** and **Pull** instructions. This allows the MC6809E to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.

NOTE

The stack pointers of the MC6809E point to the top of the stack in contrast to the MC6800 stack pointer, which pointed to the next free location on stack.


PROGRAM COUNTER

The program counter is used by the processor to point to the address of the next instruction to be executed by the processor. Relative addressing is provided allowing the program counter to be used like an index register in some situations.

CONDITION CODE REGISTER

The condition code register defines the state of the processor at any given time. See Figure 4.

FIGURE 5 - CONDITION CODE REGISTER FORMAT



CONDITION CODE REGISTER DESCRIPTION

BIT 0 (C)

Bit 0 is the carry flag and is usually the carry from the binary ALU. C is also used to represent a "borrow" from subtract like instructions (CMP, NEG, SUB, SBC) and is the complement of the carry from the binary ALU.

BIT 1 (V)

Bit 1 is the overflow flag and is set to a one by an operation which causes a signed twos complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB-1.

BIT 2 (Z)

Bit 2 is the zero flag and is set to a one if the result of the previous operation was identically zero.



BIT 3 (N)

Bit 3 is the negative flag, which contains exactly the value of the MSB of the result of the preceding operation. Thus, a negative twos complement result will leave N set to a one.

BIT 4 (1)

Bit 4 is the $\overline{\text{IRQ}}$ mask bit. The processor will not recognize interrupts from the $\overline{\text{IRQ}}$ line if this bit is set to a one. $\overline{\text{NMI}}$, $\overline{\text{FIRQ}}$, $\overline{\text{IRQ}}$, $\overline{\text{RESET}}$, and SWI all set I to a one. SWI2 and SWI3 do not affect I.

BIT 5 (H)

Bit 5 is the half-carry bit, and is used to indicate a carry from bit 3 in the ALU as a result of an 8-bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is undefined in all subtract-like instructions.

BIT 6 (F)

Bit 6 is the \overline{FIRQ} mask bit. The processor will not recognize interrupts from the \overline{FIRQ} line if this bit is a one. \overline{NMI} , \overline{FIRQ} , SWI, and \overline{RESET} all set F to a one. \overline{IRQ} , SWI2, and SWI3 do not affect F.

BIT 7 (E)

Bit 7 is the entire flag, and when set to a one indicates that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used on a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current E left in the condition code register represents past action.

PIN DESCRIPTIONS

POWER (VSS, VCC)

Two pins are used to supply power to the part: VSS is ground or 0 volts, while V_{CC} is $\pm 5.0 \text{ V} \pm 5\%$.

ADDRESS BUS (A0-A15)

Sixteen pins are used to output address information from the MPU onto the address bus. When the processor does not require the bus for a data transfer, it will output address $\overline{\text{FFFF}}_{16}$, $R/\overline{W}=1$, and BS=0; this is a "dummy access" or $\overline{\text{VMA}}$ cycle. All address bus drivers are made high-impedance when output bus available (BA) is high or when TSC is asserted. Each pin will drive one Schottky TTL load or four LSTTL loads and 90 pF.

DATA BUS (D0-D7)

These eight pins provide communication with the system bidirectional data bus. Each pin will drive one Schottky TTL load or four LSTTL loads and 130 pF.

READ/WRITE (R/W)

This signal indicates the direction of data transfer on the data bus. A low indicates that the MPU is writing data onto the data bus. R/\overline{W} is made high impedance when BA is high or when TSC is asserted.

RESET

A low level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU, as shown in Figure 6. The reset vectors are fetched from locations FFFE $_{16}$ and FFFF $_{16}$ (Table 1) when interrupt acknowledge is true, ($\overline{BA} \bullet BS = 1$). During initial power on, the reset line should be held low until the clock input signals are fully operational.

Because the MC6809E RESET pin has a Schmitt-trigger input with a threshold voltage higher than that of standard peripherals, a simple R/C network may be used to reset the entire system. This higher threshold voltage ensures that all peripherals are out of the reset state before the processor.

HALT

A low level on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefinitely without loss of data. When halted, the BA output is driven high indicating the buses are high impedance. BS is also high which indicates the processor is in the halt state. While halted, the MPU will not respond to external real-time requests (FIRQ, IRQ) although NMI or RESET will be latched for later response. During the halt state, Q and E should continue to run normally. A halted state (BA•BS=1) can be achieved by pulling HALT low while RESET is still low. See Figure 7.

BUS AVAILABLE, BUS STATUS (BA, BS)

The bus available output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. When BA goes low, a dead cycle will elapse before the MPU acquires the bus. BA will not be asserted when TSC is active, thus allowing dead cycle consistency.

The bus status output signal, when decoded with BA, represents the MPU state (valid with leading edge of Q).


MPU	State	MPU State Definition
BA	BS	Wif O State Definition
0	0	Normal (Running)
0	1	Interrupt or Reset Acknowledge
1	0	Sync Acknowledge
1	1	Halt Acknowledge


Interrupt Acknowledge is indicated during both cycles of a hardware vector fetch (RESET, NMI, FIRQ, IRQ, SWI, SWI2, SWI3). This signal, plus decoding of the lower four address lines, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device. See Table 1.

TABLE 1 — MEMORY MAP FOR INTERRUPT VECTORS

Memory I Vector Lo	•	Interrupt Vector
MS	LS	Description
FFFE	FFFF	RESET
FFFC	FFFD	NMI
FFFA	FFFB	SWI
FFF8	FFF9	ĪRO
FFF6	FFF7	FIRQ
FFF4	FFF5	SWI2
FFF2	FFF3	SWI3
FFF0	FFF1	Reserved







Sync Acknowledge is indicated while the MPU is waiting for external synchronization on an interrupt line.

Halt Acknowledge is indicated when the MC6809E is in a halt condition.

NON MASKABLE INTERRUPT (NMI)*

A negative transition on this input requests that a non-maskable interrupt sequence be generated. A non-maskable interrupt cannot be inhibited by the program and also has a higher priority than $\overline{\text{FIRQ}}$, $\overline{\text{IRQ}}$, or software interrupts. During recognition of an $\overline{\text{NMI}}$, the entire machine state is saved on the hardware stack. After reset, an $\overline{\text{NMI}}$ will not be recognized until the first program load of the hardware stack pointer (S). The pulse width of $\overline{\text{NMI}}$ low must be at least one E cycle. If the $\overline{\text{NMI}}$ input does not meet the minimum set up with respect to Q, the interrupt will not be recognized until the next cycle. See Figure 8.

FAST-INTERRUPT REQUEST (FIRQ)*

A low level on this input pin will initiate a fast interrupt sequence, provided its mask bit (F) in the CC is clear. This sequence has priority over the standard interrupt request ($\overline{\text{IRQ}}$) and is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 9.

INTERRUPT REQUEST (IRQ)*

A low level input on this pin will initiate an interrupt request sequence provided the mask bit (I) in the CC is clear. Since \overline{IRQ} stacks the entire machine state, it provides a slower response to interrupts than \overline{FIRQ} . \overline{IRQ} also has a lower priority than \overline{FIRQ} . Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 8.

CLOCK INPUTS E, Q

E and Q are the clock signals required by the MC6809E. Q must lead E; that is, a transition on Q must be followed by a similar transition on E after a minimum delay. Addresses will be valid from the MPU, tAD after the falling edge of E, and data will be latched from the bus by the falling edge of E. While the Q input is fully TTL compatible, the E input directly drives internal MOS circuitry and, thus, requires a high level above normal TTL levels. This approach minimizes clock skew inherent with an internal buffer. Refer to BUS TIMING CHARACTERISTICS for E and Q and to Figure 10 which shows a simple clock generator for the MC6809E.

BUSY

BUSY will be high for the read and modify cycles of a read-modify-write instruction and during the access of the first byte of a double-byte operation (e.g., LDX, STD, ADDD). BUSY is also high during the first byte of any indirect or other vector fetch (e.g., jump extended, SWI indirect, etc.).

In a multiprocessor system, BUSY indicates the need to

defer the rearbitration of the next bus cycle to insure the integrity of the above operations. This difference provides the indivisible memory access required for a "test-and-set" primitive, using any one of several read-modify-write instructions

BUSY does not become active during PSH or PUL operations. A typical read-modify-write instruction (ASL) is shown in Figure 11. Timing information is given in Figure 12. BUSY is valid top after the rising edge of Q.

AVMA

AVMA is the advanced VMA signal and indicates that the MPU will use the bus in the following bus cycle. The predictive nature of the AVMA signal allows efficient shared-bus multiprocessor systems. AVMA is low when the MPU is in either a HALT or SYNC state. AVMA is valid to after the rising edge of Q.

LIC

LIC (last instruction cycle) is high during the last cycle of every instruction, and its transition from high to low will indicate that the first byte of an opcode will be latched at the end of the present bus cycle. LIC will be high when the MPU is halted at the end of an instruction (i.e., not in CWAI or RESET), in sync state, or while stacking during interrupts. LIC is valid top after the rising edge of Q.

TSC

TSC (three-state control) will cause MOS address, data, and R/\overline{W} buffers to assume a high-impedance state. The control signals (BA, BS, BUSY, AVMA, and LIC) will not go to the high-impedance state. TSC is intended to allow a single bus to be shared with other bus masters (processors or DMA controllers).


While E is low, TSC controls the address buffers and R/\overline{W} directly. The data bus buffers during a write operation are in a high-impedance state until Q rises at which time, if TSC is true, they will remain in a high-impedance state. If TSC is held beyond the rising edge of E, then it will be internally latched, keeping the bus drivers in a high-impedance state for the remainder of the bus cycle. See Figure 13.

MPU OPERATION

During normal operation, the MPU fetches an instruction from memory and then executes the requested function. This sequence begins after RESET and is repeated indefinitely unless altered by a special instruction or hardware occurrence. Software instructions that alter normal MPU operation are: SWI, SWI2, SWI3, CWAI, RTI, and SYNC. An interrupt or HALT input can also alter the normal execution of instructions. Figure 14 is the flowchart for the MC6809E.

^{*} NMI, FIRQ, and IRQ requests are sampled on the falling edge of Q. One cycle is required for synchronization before these interrupts are recognized. The pending interrupt(s) will not be serviced until completion of the current instruction unless a SYNC or CWAI condition is present. If IRQ and FIRQ do not remain low until completion of the current instruction, they may not be recognized. However, NMI is latched and need only remain low for one cycle. No interrupts are recognized or latched between the falling edge of RESET and the rising edge of BS indicating RESET acknowledge. See RESET sequence in the MPU flowchart in Figure 14.











FIGURE 10 - CLOCK GENERATOR







NOTE: If optional circuit is not included the CLR and PRE inputs of U2 and U3 must be tied high.

FIGURE 11 - READ-MODIFY-WRITE INSTRUCTION EXAMPLE (ASL EXTENDED INDIRECT)









ADDRESSING MODES

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The MC6809E has the most complete set of addressing modes available on any microcomputer today. For example, the MC6809E has 59 basic instructions; however, it recognizes 1464 different variations of instructions and addressing modes. The addressing modes support modern programming techniques. The following addressing modes are available on the MC6809E:

Inherent (Includes Accumulator)

Immediate

Extended

Extended Indirect

Direct

Register

Indexed

Zero-Offset

Constant Offset

Accumulator Offset

Auto Increment/Decrement

Indexed Indirect

Relative

Short/Long Relative Branching

Program Counter Relative Addressing

INHERENT (INCLUDES ACCUMULATOR)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of inherent addressing are: ABX, DAA, SWI, ASRA, and CLRB.

IMMEDIATE ADDRESSING

In immediate addressing, the effective address of the data is the location immediately following the opcode (i.e., the data to be used in the instruction immediately following the opcode of the instruction). The MC6809E uses both 8- and 16-bit immediate values depending on the size of argument specified by the opcode. Examples of instructions with immediate addressing are:

LDA #\$20

LDX #\$F000

LDY #CAT

NOTE

signifies immediate addressing; \$ signifies hexadecimal value to the MC6809 assembler.

EXTENDED ADDRESSING

In extended addressing, the contents of the two bytes immediately following the opcode fully specify the 16-bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of extended addressing include:

LDA CAT

STX MOUSE

LDD \$2000

EXTENDED INDIRECT

As a special case of indexed addressing (discussed below), one level of indirection may be added to extended addressing. In extended indirect, the two bytes following the postbyte of an indexed instruction contain the address of the data.

LDA [CAT]

LDX [\$FFFE]

STU [DOG]

DIRECT ADDRESSING

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower eight bits of the address to be used. The upper eight bits of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on reset, direct addressing on the MC6809E is upward compatible with direct addressing on the M6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

LDA where DP = \$00

LDB where DP = \$10

LDD <CAT

NOTE

< is an assembler directive which forces direct addressing.

REGISTER ADDRESSING

Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addressing are:

TFR X, Y Transfers X into Y
EXG A, B Exchanges A with B
PSHS A, B, X, Y Push Y, X, B and A onto S

stack

X, Y, D Pull D, X, and Y from U stack

INDEXED ADDRESSING

PULU

In all indexed addressing, one of the pointer registers (X, Y, U, S, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction. Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode, as well as the pointer register to be used. Figure 15 lists the legal formats for the postbyte. Table 2 gives the assembler form and the number of cycles and bytes added to the basic values for indexed addressing for each variation.



FIGURE 15 - INDEXED ADDRESSING POSTBYTE **REGISTER BIT ASSIGNMENTS**

	Post-Byte Register Bit							Indexed
7	6	5	4	3	2	1	0	Addressing Mode
0	R	R	d	d	d	d	d	EA = ,R + 5 Bit Offset
1_	R	R	0	0	0	0	0	,R+
1	R	R	i	0	0	0	1	,R++
1	R	R	0	0	0	1	0	, – R
1	R	R	i	0	0	1	1	, – – R
1	R	R	i	0	1	0	0	EA = R + 0 Offset
1	R	R	i	0	1	0	1	EA = ,R + ACCB Offset
_ 1	R	R	-	0	1	1	0	EA = ,R + ACCA Offset
1	R	R	i	1	0	0	0	EA = R + 8 Bit Offset
1	R	R	i	1	0	0	1	EA = ,R + 16 Bit Offset
1	R	R	i	1	0	1	1	EA = R + D Offset
1	х	×	j	1	1	0	0	EA = ,PC +8 Bit Offset
1	х	х	i	1	1	0	1	EA = ,PC + 16 Bit Offset
1	R	R	i	1	1	1	1	EA = [,Address]
	Addressing Mode Field							

Register Field: RR 00 = X

x = Don't Cared = Offset Bit i=0=Not Indirect 1=Indirect 01 = Y10 = U11 = S

(Sign Bit when b7 = 0)

Indirect Field

ZERO-OFFSET INDEXED - In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.

Examples are:

LDD O, X LDA ,S

CONSTANT OFFSET INDEXED - In this mode, twos complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

Three sizes of offset are available:

5-bit (-16 to + 15)8-bit (-128 to + 127)16-bit (-32768 to + 32767)

The twos complement 5-bit offset is included in the postbyte and, therefore, is most efficient in use of bytes and cycles. The twos complement 8-bit offset is contained in a single byte following the postbyte. The twos complement 16-bit offset is in the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size automatically.

Examples of constant-offset indexing are:

LDA 23,X LDX -2.SLDY 300,X LDU CAT.Y

TABLE 2 - INDEXED ADDRESSING MODE

		INDEXED ADDITE	00::10 :::052						
	1	No	n Indirect				ndirect		
Туре	Forms	Assembler Form	Postbyte Opcode	+ ~	+ #	Assembler Form	Postbyte Opcode	+ ~	
Constant Offset From R	No Offset	,R	1RR00100	0	0	[,R]	1RR10100	3	0
(2s Complement Offsets)	5-Bit Offset	n, R	ORRnnnnn	1	0	defaults	to 8-bit		
	8-Bit Offset	n, R	1RR01000	1	1	[n, R]	1RR11000	4	1
	16-Bit Offset	n, R	1RR01001	4	2	[n, R]	1RR11001	7	2
Accumulator Offset From R	A Register Offset	A, R	1RR00110	1	0	[A, R]	1RR10110	4	0
(2s Complement Offsets)	B Register Offset	B, R	1RR00101	1	0	[B, R]	1RR10101	4	0
	D Register Offset	D, R	1RR01011	4	0	[D, R]	1RR11011	7	0
Auto Increment/Decrement R	Increment By 1	,R+	1RR00000	2	0	not al	lowed		
	Increment By 2	,R++	1RR00001	3	0	[,R++]	1RR10001	6	0
	Decrement By 1	, – R	1RR00010	2	0	not al	lowed		
	Decrement By 2	, – – R	1RR00011	3	0	[, R]	1RR10011	6	0
Constant Offset From PC	8-Bit Offset	n, PCR	1xx01100	1	1	[n, PCR]	1xx11100	4	1
(2s Complement Offsets)	16-Bit Offset	n, PCR	1xx01101	5	2	[n, PCR]	1xx11101	8	2
Extended Indirect	16-Bit Address	_	_	_	<u> </u>	[n]	10011111	5	2

R = X, Y, U or S

x = Don't Care

RR: 00 = X

01 = Y10 = U

 $\stackrel{+}{\sim}$ and $\stackrel{+}{\downarrow}$ indicate the number of additional cycles and bytes respectively for the particular indexing variation.



ACCUMULATOR-OFFSET INDEXED — This mode is similar to constant offset indexed except that the twos complement value in one of the accumulators (A, B, or D) and the contents of one of the pointer registers are added to form the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run-time.

Some examples are:

LDA B, Y LDX D, Y LEAX B, X

AUTO INCREMENT/DECREMENT INDEXED — In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used, it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or creating software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment, but the tables, etc., are scanned from the high to low addresses. The size of the increment/decrement can be either one or two to allow for tables of either 8- or 16-bit data to be accessed and is selectable by the programmer. The pre-decrement, post-increment nature of these modes allows them to be used to create additional software stacks that behave identically to the U and S stacks.

LDA ,X+ STD ,Y++ LDB ,-Y LDX .--S

Care should be taken in performing operations on 16-bit pointer registers (X, Y, U, S) where the same register is used to calculate the effective address.

Consider the following instruction:

STX 0,X++(X initialized to 0)

The desired result is to store a zero in locations \$0000 and \$0001, then increment X to point to \$0002. In reality, the following occurs:

 $0 \rightarrow \text{temp}$ calculate the EA; temp is a holding register $X + 2 \rightarrow X$ perform auto increment

X→(temp) do store operation

INDEXED INDIRECT

All of the indexing modes, with the exception of auto increment/decrement by one or a \pm 5-bit offset, may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the index register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the index register and an offset.

Before Execution
A = XX (don't care)
X = \$F000

\$0100	LDA [\$10,X]	EA is now \$F010
--------	--------------	------------------

\$F010 \$F1 \$F150 is now the \$F011 \$50 new EA

\$F150 \$AA

After Execution

A = \$AA (actual data loaded)

X = \$F000

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by 1 indirect). Some examples of indexed indirect are:

LDA [,X] LDD [10,S] LDA [B,Y] LDD [,X++]

RELATIVE ADDRESSING

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. If the branch condition is true, then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC; short (one byte offset) and long (two bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address interpreted modulo 2¹⁶. Some examples of relative addressing are:

CAT	BEQ BGT LBEQ	CAT DOG RAT	(short) (short) (long)
DOG	LBGT	RABBIT	(long)
	•		
	•		
	•		
RAT	NOP		
RABBIT	NOP		

PROGRAM COUNTER RELATIVE

The PC can be used as the pointer register with 8- or 16-bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program counter relative addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relative to the program counter. Examples are:

LDA CAT, PCR LEAX TABLE, PCR

Since program counter relative is a type of indexing, an additional level of indirection is available.

LDA [CAT, PCR] LDU [DOG, PCR]



INSTRUCTION SET

The instruction set of the MC6809E is similar to that of the MC6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.


Some of the new instructions are described in detail below.

PSHU/PSHS

The push instructions have the capability of pushing onto either the hardware stack (S) or user stack (U) any single register or set of registers with a single instruction.

PULU/PULS

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual push/pull sequence is fixed; each bit defines a unique register to push or pull, as shown below.



TFR/EXG

Within the MC6809E, any register may be transferred to or exchanged with another of like size; i.e., 8-bit to 8-bit or 16-bit to 16-bit. Bits 4-7 of postbyte define the source register, while bits 0-3 represent the destination register. These are denoted as follows:

NOTE

All other combinations are undefined and INVALID.

LEAX/LEAY/LEAU/LEAS

MSG1

The LEA (load effective address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in Table 3.

The LEA instruction also allows the user to access data and tables in a position independent manner. For example:

LEAX MSG1, PCR
LBSR PDATA (Print message routine)

•
FCC 'MESSAGE'

This sample program prints: 'MESSAGE'. By writing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the X pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the auto increment and auto decrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows:

LEAa ,b+ (any of the 16-bit pointer registers X, Y, U, or S may be substituted for a and b.)

b → temp (calculate the EA)
 b + 1 → b (modify b, postincrement)

3. temp→ a (load a)

LEAa, - b

1. $b-1 \rightarrow temp$ (calculate EA with predecrement)

2. $b-1 \rightarrow b$ (modify b, predecrement)

3. temp→ a (load a)

TABLE 3 - LEA EXAMPLES

Instruction Operation		Comment
LEAX 10, X	X + 10 → X	Adds 5-Bit Constant 10 to X
LEAX 500, X	X + 500 → X	Adds 16-Bit Constant 500 to X
LEAY A, Y	Y + A Y	Adds 8-Bit A Accumulator to Y
LEAY D, Y	$Y + D \rightarrow Y$	Adds 16-Bit D Accumulator to Y
LEAU - 10, U	U − 10 → U	Substracts 10 from U
LEAS - 10, S	S - 10 → S	Used to Reserve Area on Stack
LEAS 10, S	S + 10 → S	Used to 'Clean Up' Stack
LEAX 5, S	S + 5 → X	Transfers As Well As Adds



Auto increment-by-two and auto decrement-by-two instructions work similarly. Note that LEAX ,X+ does not change X; however LEAX, - X does decrement X.LEAX 1,X should be used to increment X by one.

MUL

Multiplies the unsigned binary numbers in the A and B accumulator and places the unsigned result into the 16-bit D accumulator. This unsigned multiply also allows multiple-precision multiplications.

LONG AND SHORT RELATIVE BRANCHES

The MC6809E has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8- or 16-bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64K memory map. Position independent code can be easily generated through the use of relative branching. Both short (8 bit) and long (16 bit) branches are available.

SYNC

After encountering a sync instruction, the MPU enters a sync state, stops processing instructions, and waits for an interrupt. If the pending interrupt is non-maskable (\overline{NMI}) or maskable $(\overline{FIRQ},\overline{IRQ})$ with its mask bit (F or I) clear, the processor will clear the sync state and perform the normal interrupt stacking and service routine. Since \overline{FIRQ} and \overline{IRQ} are not edge-triggered, a low level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable ($\overline{FIRQ},\overline{IRQ})$ with its mask bit (F or I) set, the processor will clear the sync state and continue processing by executing the next in-line instruction. Figure 16 depicts sync timing.

SOFTWARE INTERRUPTS

A software interrupt is an instruction which will cause an interrupt and its associated vector fetch. These software interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software development systems. Three levels of SWI are available on this MC6809E and are prioritized in the following order: SWI, SWI2, SWI3.

16-BIT OPERATION

The MC6809E has the capability of processing 16-bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes, and pulls.

CYCLE-BY-CYCLE OPERATION

The address bus cycle-by-cycle performance chart (Figure 16) illustrates the memory-access sequence corresponding to each possible instruction and addressing mode in the MC6809E. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this technique considerably speeds throughput.) Next, the operation of each opcode will follow the flowchart. \overline{VMA} is an indication of FFFF16 on the address bus, $R/\overline{W}=1$ and BS=0. The following examples illustrate the use of the chart.

Example 1: LBSR (Branch Taken) Before Execution SP = F000

\$8000 LBSR CAT • • \$A000 CAT

CYCLE-BY-CYCLE FLOW

Cycle #	Address	Data	R/W	Description
1	8000	17	1	Opcode Fetch
2	8001	20	1	Offset High Byte
3	8002	00	1	Offset Low Byte
4	FFFF	*	1	VMA Cycle
5	FFFF	*	1	VMA Cycle
6	A000	*	1	Computed Branch Address
7	FFFF	*	1	VMA Cycle
8	EFFF	80	0	Stack High Order Byte of
			1	Return Address
9	EFFE	03	0	Stack Low Order Byte of
			İ	Return Address

Example 2: DEC (Extended)

\$8000 DEC \$A000 \$A000 FCB \$80

CYCLE-BY-CYCLE FLOW

Cycle #	Address	Data	R/W	Description
1	8000	7A	1	Opcode Fetch
2	8001	A0	1	Operand Address, High Byte
3	8002	00	1	Operand Address, Low Byte
4	FFFF	*	1	VMA Cycle
5	A000	80	1	Read the Data
6	FFFF	*	1	VMA Cycle
7	FFFF	7F	0	Store the Decremented Data

^{*}The data bus has the data at that particular address.

INSTRUCTION SET TABLES

The instructions of the MC6809E have been broken down into five different categories. They are as follows:

8-bit operation (Table 4)

16-bit operation (Table 5)

Index register/stack pointer instructions (Table 6)

Relative branches (long or short) (Table 7)


Miscellaneous instructions (Table 8)


Hexadecimal values for the instructions are given in Table 9.

PROGRAMMING AID


Figure 18 contains a compilation of data that will assist you in programming the MC6809E.


















24



Index Register Index Register Index Register - 1

Index Register - 2

NNNN+1

Direct Page Register: Address Low Address High: Address Low

Program Counter + Offset Byte Program Counter + Offset High Byte: Offset Low Byte

Auto Increment/Decrement R Increment by 1 Increment by 2

Decrement by 1 Decrement by 2

Constant Offset from PC 8-Bit Offset

16-Bit Offset

Direct

Extended Immediate

*The index register is incremented following the indexed access.



TABLE 4 — 8-BIT ACCUMULATOR AND MEMORY INSTRUCTIONS

Mnemonic(s)	Operation
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	And memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
CMPA, CMPB	Compare memory from accumulator
COM, COMA, COMB	Complement accumulator or memory location
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive or memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2 = A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location
LSR, LSRA, LSRB	Logical shift right accumulator or memory location
MUL	Unsigned multiply (A × B → D)
NEG, NEGA, NEGB	Negate accumulator or memory
ORA, ORB	Or memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory left
ROR, RORA, RORB	Rotate accumulator or memory right
SBCA, SBCB	Subtract memory from accumulator with borrow
STA, STB	Store accumulator to memory
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	Test accumulator or memory location
TFR R1, R2	Transfer R1 to R2 (R1, R2 = A, B, CC, DP)

NOTE: A, B, CC or DP may be pushed to (pulled from) either stack with PSHS, PSHU (PULS, PULU) instructions.

TABLE 5 - 16-BIT ACCUMULATOR AND MEMORY INSTRUCTIONS

Mnemonic(s)	Operation
ADDD	Add memory to D accumulator
CMPD .	Compare memory from D accumulator
EXG D, R	Exchange D with X, Y, S, U or PC
LDD	Load D accumulator from memory
SEX	Sign Extend B accumulator into A accumulator
STD	Store D accumulator to memory
SUBD	Subtract memory from D accumulator
TFR D, R	Transfer D to X, Y, S, U or PC
TFR R, D	Transfer X, Y, S, U or PC to D

NOTE: D may be pushed (pulled) to either stack with PSHS, PSHU (PULS, PULU) instructions.

TABLE 6 - INDEX REGISTER/STACK POINTER INSTRUCTIONS

Instruction	Description
CMPS, CMPU	Compare memory from stack pointer
CMPX, CMPY	Compare memory from index register
EXG R1, R2	Exchange D, X, Y, S, U or PC with D, X, Y, S, U or PC
LEAS, LEAU	Load effective address into stack pointer
LEAX, LEAY	Load effective address into index register
LDS, LDU	Load stack pointer from memory
LDX, LDY	Load index register from memory
PSHS	Push A, B, CC, DP, D, X, Y, U, or PC onto hardware stack
PSHU	Push A, B, CC, DP, D, X, Y, S, or PC onto user stack
PULS	Pull A, B, CC, DP, D, X, Y, U or PC from hardware stack
PULU	Pull A, B, CC, DP, D, X, Y, S or PC from hardware stack
STS, STU	Store stack pointer to memory
STX, STY	Store index register to memory
TFR R1, R2	Transfer D, X, Y, S, U or PC to D, X, Y, S, U or PC
ABX	Add B accumulator to X (unsigned)



TABLE 7 - BRANCH INSTRUCTIONS

Instruction	Description
	SIMPLE BRANCHES
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
BMI, LBMI	Branch if minus
BPL, LBPL	Branch if plus
BCS, LBCS	Branch if carry set.
BCC, LBCC	Branch if carry clear
BVS, LBVS	Branch if overflow set
BVC, LBVC	Branch if overflow clear
	SIGNED BRANCHES
BGT, LBGT	Branch if greater (signed)
BVS, LBVS	Branch if invalid 2's complement result
BGE, LBGE	Branch if greater than or equal (signed)
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
BLE, LBLE	Branch if less than or equal (signed)
BVC, LBVC	Branch if valid 2's complement result
BLT, LBLT	Branch if less than (signed)
	UNSIGNED BRANCHES
BHI, LBHI	Branch if higher (unsigned)
BCC, LBCC	Branch if higher or same (unsigned)
BHS, LBHS	Branch if higher or same (unsigned)
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
BLS, LBLS	Branch if lower or same (unsigned)
BCS, LBCS	Branch if lower (unsigned)
BLO, LBLO	Branch if lower (unsigned)
	OTHER BRANCHES
BSR, LBSR	Branch to subroutine
BRA, LBRA	Branch always
BRN, LBRN	Branch never

TABLE 8 - MISCELLANEOUS INSTRUCTIONS

Instruction	Description
ANDCC	AND condition code register
CWAI	AND condition code register, then wait for interrupt
NOP	No operation
ORCC	OR condition code register
JMP	Jump
JSR	Jump to subroutine
RTI	Return from interrupt
RTS	Return from subroutine
SWI, SWI2, SWI3	Software interrupt (absolute indirect)
SYNC	Synchronize with interrupt line



TABLE 9 — HEXADECIMAL VALUES OF MACHINE CODES

OP	Mnem	Mode	1~	#	OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#
00	NEG	Direct	6	2	30	LEAX	Indexed	4+	2+	60	NEG	Indexed	6+	2+
01	*	A			31	LEAY	A	4+	2+	61	*	♠	1	
02	*				32	LEAS		4+	2+	62	*			
03	СОМ		6	2	33	LEAU	Indexed	4+	2+	63	сом		6+	2+
04	LSR		6	2	34	PSHS	Immed	5+	2	64	LSR		6+	2+
05	*				35	PULS	Immed	5+	2	65	*			
06	ROR		6	2	36	PSHU	Immed	5+	2	66	ROR		6+	2+
07	ASR		6	2	37	PULU	Immed	5+	2	67	ASR		6+	2+
08	ASL, LSL		6	2	38	*	_			68	ASL, LSL		6+	2+
09	ROL		6	2	39	RTS	Inherent	5	1	69	ROL		6+	2+
l oa l	DEC		6	2	3A	ABX	A	3	1	6A	DEC		6+	2+
ОВ	*				3B	RTI		6/15	1	6B	*			
l oc	INC		6	2	3C	CWAI	₩	≥20	2	6C	INC		6+	2+
OD	TST		6	2	3D	MUL	Inherent	11	1	6D	TST		6+	2+
OE	JMP	\downarrow	3	2	3E	*	_			6E	JMP	l	3+	2+
0F	CLR	Direct	1	2	3F	SWI	Inherent	19	1	6F	CLR	Indexed	6+	2+
			+	<u> </u>			Ļ	 						
10	Page 2	_	_	_	40	NEGA	Inherent	2	1	70	NEG	Extended	7	3
11	Page 3	_	_	_	41	*	A			71	*	A		
12	NOP	Inherer	nt 2	1	42	*				72	*		1	
13	SYNC	Inherer		1	43	COMA		2	1	73	сом		7	3
14	*				44	LSRA	1 1	2	1	74	LSR		7	3
15	* •		1		45	*	1 1	1		75	*		(
16	LBRA	Relativ	e 5	3	46	RORA		2	1	76	ROR		7	3
17	LBSR	Relativ	e 9	3	47	ASRA	1 1	2	1	77	ASR		7	3
18	*				48	ASLA, LSLA		2	1	78	ASL, LSL		7	3
19	DAA	Inherer	nt 2	1 1	49	ROLA		2	1	79	ROL		7	3
1A	ORCC	Immed	1	2	4A	DECA	1 1	2	1	7A	DEC		7	3
1B	*	_			4B	*		1		7B	*	1 1	1	
1C	ANDCC	Immed	1 3	2	4C	INCA		2	1	7C	INC		7	3
1D	SEX	Inherer		1	4D	TSTA		2	1	7D	TST		7	3
1E	EXG	Immed	- 1	2	4E	*				7E	JMP	↓	4	3
1F	TFR	Immed	- 1	2	4F	CLRA	Inherent	2	1	7F	CLR	Extended	7	3
			+-	<u> </u>			-	<u> </u>						<u> </u>
20	BRA	Relativ	e 3	2	50	NEGB	Inherent	2	1	80	SUBA	Immed	2	2
21	BRN	A	3	2	51	*	A	į .		81	CMPA	A	2	2
22	вні		3	2	52	*				82	SBCA		2	2
23	BLS		3	2	53	сомв		2	1	83	SUBD		4	3
24	BHS, BCC		3	2	54	LSRB		2	1	84	ANDA		2	2
25	BLO, BCS		3	2	55	*				85	BITA		2	2
26	BNE		3	2	56	RORB		2	1	86	LDA		2	2
27	BEQ		3	2	57	ASRB		2	1	87	*			
28	BVC		3	2	58	ASLB, LSLB		2	1	88	EORA		2	2
29	BVS		3	2	59	ROLB		2	1	89	ADCA		2	2
2A	BPL		3	2	5A	DECB		2	1	8A	ORA		2	2
2B	BMI		3	2	5B	*		İ		8B	ADDA	↓	2	2
2C	BGE		3	2	5C	INCB		2	1	8C	CMPX	Immed	4	3
2D	BLT		3	2	5D	TSTB		2	1	8D	BSR	Relative	7	2
2E	BGT	↓	3	2	5E	*		1	1	8E	LDX	Immed	3	3
2F	BLE	Relativ	1	2	5F	CLRB	Inherent	2	1	8F	*			
						L	1		<u> </u>		L	<u> </u>	1	

LEGEND:

- \sim Number of MPU cycles (less possible push pull or indexed-mode cycles)
- # Number of program bytes
- * Denotes unused opcode



			TABI	E9 - H	EXADEO	IMAL VALUES	OF MACHINE	CO	DES (CC	UNITM	ED)			,
OP	Mnem	Mode	<u> -</u>	#	OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#
90 91 92 93	SUBA CMPA SBCA SUBD	Direct	4 4 4 6	2 2 2	C0 C1 C2	SUBB CMPB SBCB	Immed	2 2 2	2 2 2		_	and 3 Machine Codes)	
94 95 96 97	ANDA BITA LDA STA		4 4 4	2 2 2 2 2	C3 C4 C5 C6	ADDD ANDB BITB LDB	Immed Immed	4 2 2 2	3 2 2 2	1021 1022 1023	LBRN LBHI LBLS	Relative	5 5(6) 5(6)	4 4
98 99 9A 9B	EORA ADCA ORA ADDA		4 4 4 4	2 2 2 2	C7 C8 C9 CA CB	EORB ADCB ORB ADDB		2 2 2 2	2 2 2 2	1024 1025 1026 1027 1028	LBHS, LBCC LBCS, LBLO LBNE LBEQ LBVC		5(6) 5(6) 5(6) 5(6) 5(6)	4 4 4
9C 9D 9E 9F	CMPX JSR LDX STX	Direct	6 7 5 5	2 2 2 2	CC CD CE CF	LDD * LDU *	Immed	3	3	1029 102A 102B 102C	LBVS LBPL LBMI LBGE		5(6) 5(6) 5(6) 5(6)	4
A0 A1 A2 A3 A4	SUBA CMPA SBCA SUBD ANDA	Indexed	4+ 4+ 4+ 6+ 4+	2+ 2+ 2+ 2+ 2+	D0 D1 D2 D3 D4	SUBB CMPB SBCB ADDD ANDB	Direct	4 4 4 6 4	2 2 2 2 2	102D 102E 102F 103F 1083	LBLT LBGT LBLE SWI2 CMPD	Relative Inherent Immed	5(6) 5(6) 5(6) 20 5	4 4 4
A5 A6 A7 A8 A9	BITA LDA STA EORA ADCA		4+ 4+ 4+ 4+ 4+	2+ 2+ 2+ 2+ 2+	D5 D6 D7 D8 D9	BITB LDB STB EORB ADCB		4 4 4 4	2 2 2 2 2	108C 108E 1093 109C 109E 109F	CMPY LDY CMPD CMPY LDY STY	Immed Direct Direct	5 4 7 7 6 6	3 3 3
AA AB AC AD AE AF	ORA ADDA CMPX JSR LDX STX	Indexed	4+ 4+ 6+ 7+ 5+	2+ 2+ 2+ 2+ 2+ 2+ 2+	DA DB DC DD DE DF	ORB ADDB LDD STD LDU STU	Direct	4 4 5 5 5 5	2 2 2 2 2 2	10A3 10AC 10AE 10AF 10B3 10BC	CMPD CMPY LDY STY CMPD CMPY	Indexed Indexed Extended	7+ 7+ 6+ 6+	0000
B0 B1 B2 B3 B4	SUBA CMPA SBCA SUBD ANDA	Extended	5 5 5 7 5	3 3 3 3	E0 E1 E2 E3 E4	SUBB CMPB SBCB ADDD ANDB	Indexed	4+ 4+ 4+ 6+	2+ 2+ 2+ 2+ 2+	10BE 10BF 10CE 10DE 10DF	LDY STY LDS LDS STS	Extended Immed Direct Direct	7 7 4 6 6	4 3 3
B5 B6 B7 B8	BITA LDA STA EORA ADCA		5 5 5 5 5	3 3 3 3 3	E5 E6 E7 E8 E9	BITB LDB STB EORB ADCB		4+ 4+ 4+ 4+	2+ 2+ 2+ 2+ 2+	10EE 10EF 10FE 10FF 113F	STS SWI3	Extended Extended Inherent	7 20	
BA BB BC BD BE	ORA ADDA CMPX JSR LDX		5 5 7 8 6	3 3 3 3 3	EA EB EC ED EE EF	ORB ADDB LDD STD LDU STU	Indexed	4+ 4+ 5+ 5+ 5+	2+ 2+ 2+ 2+ 2+ 2+	1183 118C 1193 119C 11A3		Immed Immed Direct Direct Indexed Indexed	5 7 7 7+ 7+	
BF	STX	Extended	6	3	F0 F1 F2 F3 F4 F5 F6	SUBB CMPB SBCB ADDD ANDB BITB LDB	Extended	11	3 3 3 3 3 3 3 3	11B3	1	Extended Extended	8	2
NOTE	OTE: All unused opcodes are both undefined and illegal				F7 F8 F9 FA FB FC FD	STB EORB ADCB ORB ADDB LDD	Extended Extended	5 5 5 5 5	3 3 3 3 3 3 3					
						LDU STU	Extended	6	3 3					



FIGURE 18 — PROGRAMMING AID

	Addressing Modes										Т											
		lm	medi	ate	Į.	Direct			dexe			tend	ed	Ir	here	nt		5	3	2	1	0
Instruction	Forms	Op	~	#	Op	~	#	Op	~	#	Op	~	#	Op	~	#	Description	Н	N	Z	٧	С
ABX		<u> </u>												3A	3	1	B+X-X (Unsigned)	•	•	•	•	•
ADC	ADCA ADCB	89 C9	2	2 2	99 D9	4	2	A9 E9	4 + 4 +	2+ 2+	B9 F9	5 5	3 3				A + M + C A B + M + C B	1 1	1	: :	:	:
ADD	ADDA ADDB ADDD	8B CB C3	2 2 4	2 2 3	9B DB D3	4 4 6	2 2 2	AB EB E3	4+ 4+ 6+	2+ 2+ 2+	BB FB F3	5 5 7	3 3 3				A + M A B + M B D + M:M + 1 D	1	1 1 1	1 1	1 1	1 1
AND	ANDA ANDB ANDCC	84 C4 1C	2 2 3	2 2 2	94 D4	4	2 2	A4 E4	4 + 4 +	2+ 2+	B4 F4	5	3				A Λ M — A B Λ M — B CC Λ IMM — CC	•	1	1	0	• 7
ASL	ASLA ASLB ASL				08	6	2	68	6+	2+	78	7	3	48 58	2 2	1	A B C b7 b0	8 8 8	I I I	: :	:	1 1
ASR	ASRA ASRB ASR				07	6	2	67	6+	2+	77	7	3	47 57	2	1	A B M b0 c	8 8 8	1 1	:	• • •	:
BIT	BITA BITB	85 C5	2 2	2 2	95 D5	4	2 2	A5 E5	4 + 4 +	2+ 2+	B5 F5	5 5	3 3				Bit Test A (M Λ A) Bit Test B (M Λ B)	:	:	:	00	•
CLR	CLRA CLRB CLR				0F	6	2	6F	6+	2+	7F	7	3	4F 5F	2	1	0-A 0-B 0-M	•	0 0 0	1 1 1	000	0 0 0
СМР	CMPA CMPB CMPD	81 C1 10 83	2 2 5	2 2 4	91 D1 10 93	4 4 7	2 2 3	A1 E1 10 A3	4 + 4 + 7 +	2+ 2+ 3+	B1 F1 10 B3	5 5 8	3 3 4				Compare M from A Compare M from B Compare M:M + 1 from D	8 8	1 1	1 1	: :	1 1
	CMPS	11 8C 11	5	4	9C 11	7	3	11 AC 11	7+	3+	11 BC 11	8	4				Compare M:M + 1 from S Compare M:M + 1 from U		1	:	1	1
	CMPX CMPY	83 8C 10 8C	4 5	3 4	93 9C 10 9C	6	2 3	A3 AC 10 AC	6+	2+3+	B3 BC 10 BC	7 8	3 4				Compare M:M + 1 from X Compare M:M + 1 from Y		1 1	:	1	1 1
СОМ	COMA COMB COM				03	6	2	63	6+	2+	73	7	3	43 53	2 2	1	A A B B B M - M	•	1 1	:::::::::::::::::::::::::::::::::::::::	000	1 1 1
CWAI		3C	≥20	2					<u> </u>							-	CC A IMM - CC Wait for Interrupt	1		<u> </u>		7
DAA		 	_						<u> </u>					19	2	1	Decimal Adjust A	•	1	1	0	1
DEC	DECA DECB DEC				0A	6	2	6A	6+	2+	7A	7	3	4A 5A	2	1	A - 1 - A B - 1 - B M - 1 - M	:	1 1	:::::::::::::::::::::::::::::::::::::::	1 1	•
EOR	EORA EORB	88 C8	2 2	2 2	98 D8	4	2 2	A8 E8	4 + 4 +	2+	B8 F8	5 5	3				A V M → A B V M → B	:	1 1	1 1	0	:
EXG	R1, R2	1E	8	2													R1 – R2 ²	•	•	•	•	•
INC	INCA INCB INC				0C	6	2	6C	6+	2+	7C	7	3	4C 5C	2	1	A+1→A B+1→B M+1→M	•	1 1		1 1	•
JMP					0E	3	2		3+		7E	4	3				EA ³ →PC	•	•	•	•	·
JSR					9D	7	2		7+	_	BD	8	3				Jump to Subroutine	•	•	•	•	•
LD	LDA LDB LDD LDS LDU LDX LDY	86 C6 CC 10 CE CE 8E 10 8E	2 2 3 4 3 3 4	2 2 3 4 3 3 4	96 DC 10 DE DE 9E 10 9E	4 4 5 6 5 5 6	2 2 2 3 2 2 3	A6 E6 10 EE EE AE 10 AE	4+5+ 6+ 5++ 6+	2+ 2+ 3+ 2+ 2+	10 FE FE BE	5 5 6 7 6 7	3 3 4 3 3 4				M-A M-B M:M+1-D M:M+1-S M:M+1-S M:M+1-Y	•	1 1 1 1 1	: : : : : : : : : : : : : : : : : : : :	0000 000	•
LEA	LEAS LEAU LEAX LEAY							32 33	4+ 4+ 4+								EA ³ -S EA ³ -U EA ³ -X EA ³ -Y	•	:	•	•	:

LEGEND:

OP Operation Code (Hexadecimal)

- ~ Number of MPU Cycles
- # Number of Program Bytes
- + Arithmetic Plus
- Arithmetic Minus
- Multiply

- M Complement of M
- → Transfer Into
- H Half-carry (from bit 3)
- N Negative (sign bit)
- Z Zero result
- V Overflow, 2's complement
- C Carry from ALU

- t Test and set if true, cleared otherwise
- Not Affected
- CC Condition Code Register
- : Concatenation
- V Logical or
- Λ Logical and
- → Logical Exclusive or



FIGURE 18 — PROGRAMMING AID (CONTINUED)

Instruction Forms LSL LSLA LSLB LSL LSR LSR LSR LSR LSR LSR LSR MUL NEG NEG NEGA NEGB NEG NOP OR ORA ORB ORCC PSH PSHS PSHU PUL PULS PULU ROL ROLA ROLB ROL RORB ROR SPEND STS SEX ST STA STA STB STD STS STY SUB SUBA SUBB SUBD SWI SWI6 SWI26	A B A B C S	Op Op 8A CA	media ~	#	O p 08	Direc ~ 6	t #	Op 68		# 2+	Op	tend ~	ed #	Op 48	herer	#	Description	1-1	N	2 Z	1 V
LSL LSLA LSLB LSL LSL B LSL SR LSRA LSRB LSR MUL NEG NEGA NEGB NEG NOP OR ORA ORB ORCC PSH PSHS PSHU PUL PULS PULU ROL ROLA ROLB ROL ROR RORA RORB ROR RTI RTS SBC SBCA SBCB SEX ST STA STB STD STS STY SUB SUBA SUBB SUBD SWI SWI ⁶	A B A B C S	84	~	#	08	6	2				Op	~	#	 +			Description	1-1	-	Z	-
LSLB LSL LSR LSR LSRA LSRB LSR MUL NEG NEGA NEGB NEG NOP OR ORA ORB ORCC PSH PSHS PSHU PUL PULS PULU ROL ROLA ROLB ROL ROR ROR ROR RTI RTS SBC SBCA SBCB SEX ST STA STB STD STS STY SUB SUBA SUBB SUBD SWI SWI ⁶	A B A B C S							68	6+	2+				Λ Ω	_ 1				1 . 1	۱, ۱	. 1
LSRB LSR MUL NEG NEGA NEGB NEG NOP OR ORA ORB ORCC PSH PSHS PSHU PUL PULS PULU ROL ROLA ROLB ROL ROR RORB SEX ST STA STB STD STS STY SUB SUBA SUBB SUBD SWI SWI ⁶	A B C S				04	6					78	7	3	58	2 2	1	Å B M C b7 b0		: :	1	1 1 1
NEG NEGA NEGB NEG NOP OR ORA ORB ORCC PSH PSHS PSHU PUL PULS PULU ROL ROLA ROLB ROL ROR ROR RORB ROR SEX ST STA STB STD STS STY SUB SUBA SUBB SUBD SWI SEG SEG SEG SUBS SUBD SWI SUBG SUBG SUBG SUBG SUBG SUBG SUBG SUBG	B C S						4	64	6+	2+	74	7	3	44 54	2 2	1	A B M O D D D D C C		000	1 1	•
NEGB NEG NOP OR ORA ORB ORCC PSH PSHS PSHU PUL PULS PULU ROL ROLA ROLB ROL ROR RORB ROR RTI RTS SBC SBCA SBCB SEX ST STA STB STD STS STY SUB SUBA SUBB SUBD SWI SWI6	B C S													3D	11	1	A×B-D (Unsigned)	•	•	1	•
OR ORA ORB ORCC PSH PSHS PSHU PUL PULS PULU ROL ROLA ROLB ROL ROR RORB ROR RTI RTS SBC SBCA SBCB SEX ST STA STB STD STS STY SUB SUBA SUBB SUBD SWI SWI ⁶	C S				00	6	2	60	6+	2+	70	7	3	40 50	2 2	1	A+1-A B+1-B M+1-M	8 8 8	:	1 1	! !
ORB ORCC PSH PSHS PSHU PUL PULS PULU ROL ROL ROR ROR ROR ROR ROR RTI RTS SBC SBCA SBCB SEX ST STA STB STD STS STY SUB SUBA SUBB SUBD SWI SWI ⁶	C S		1											12	2	1	No Operation	•	•	•	•
PSHU PUL PULS PULU ROL ROLA ROLB ROL ROR RORA RORB ROR RTI RTS SBC SBCA SBCB SEX ST STA STB STD STS STY STX STY SUB SUBA SUBB SUBD SWI SWI ⁶		1A	2 2 3	2 2 2	9A DA	4	2	AA EA	4+ 4+	2+ 2+	BA FA	5 5	3				A V M - A B V M - B CC V IMM - CC	•		:	0 0 7
ROL ROLA ROLB ROL ROLB ROL RORB ROR RORB ROR SBCA SBCA SBCB STA STB STD STS STY STY STY SUB SUBA SUBB SUBD SWI SWI ⁶	U	36	5+ ⁴ 5+ ⁴	2 2													Push Registers on S Stack Push Registers on U Stack	•	•	•	•
ROLB ROL ROR RORA RORB ROR RTI RTS SBC SBCA SBCB SEX ST STA STB STD STS STU STX STY SUB SUBA SUBB SUBD SWI SVI RORA RORA RORA RORB RORA RORB RORB RORB	U	35 37	5+ ⁴ 5+ ⁴	2 2													Pull Registers from S Stack Pull Registers from U Stack	•	•	•	•
RORB ROR RTI RTS SBC SBCA SBCB SEX ST STA STB STD STS STY STY SUB SUBA SUBB SUBD SWI SWI ⁶					09	6	2	69	6+	2+	79	7	3	49 59	2 2	1	Å B B D D D D D D D D D D D D D D D D D	•	: :	1 1 1	1
RTS SBC SBCA SBCB SEX ST STA STB STD STS STY STX STY SUB SUBA SUBB SUBD SWI SWI ⁶	В				06	6	2	66	6+	2+	76	7	3	46 56	2 2	1	B M C b ₇ b ₀	:	1 1 1	1 1 1	•
SBC SBCA SBCB SEX ST STA STB STD STS STS STY STX STY SUB SUBA SUBB SUBD SWI SWI ⁶														3B	6/15	1	Return From Interrupt				
SBCB SEX ST STB STD STS STU STX STY SUB SUBA SUBB SUBD SWI SWI SWI SBCB SBCB SHO SWI SWI SWI SWI SWI SWI SWI SW														39	5	1	Return from Subroutine	•	•	•	•
ST STA STB STD STS STU STX STY STY SUB SUBA SUBB SUBD SWI SWI ⁶		82 C2	2	2 2	92 D2	4	2 2	A2 E2	4 + 4 +	2+ 2+	B2 F2	5 5	3 3				A – M – C – A B – M – C – B	8	: :	11	1
STB STD STS STU STX STY SUB SUBA SUBB SUBD SWI SWI ⁶														1D	2	1	Sign Extend B into A	•	1	ı	0
SUBB SUBD SWI SWI ⁶					97 D7 DD 10 DF DF 9F 10	4 4 5 6 5 6	2 2 2 3 2 2 3	A7 E7 ED 10 EF EF AF 10 AF	4+ 4+ 5+ 6+ 5+ 5+	2+ 2+ 2+ 3+ 2+ 2+ 3+	B7 F7 FD 10 FF FF BF 10 BF	5 5 6 7 6 6 7	3 3 4 3 3 4				A-M B-M D-M:M+1 S-M:M+1 U-M:M+1 X-M:M+1 Y-M:M+1	• • • • • •	I I I I I	I I I I	0000 000
SWI SWI ⁶	В	80 C0 83	2 2 4	2 2 3	90 D0 93	4 4 6	2 2 2	A0 E0 A3	4+ 4+	2+ 2+ 2+	B0 F0 B3	5 5 7	3 3 3				A – M – A B – M – B D – M:M + 1 – D	8 8	I -I I	1 1	1 1
SWI36	6 ⊵6	-												3F 10 3F 11	19 20 20		Software Interrupt 1 Software Interrupt 2 Software Interrupt 3	:	•	•	•
							<u> </u>							3F				_	L		
SYNC TFR R1, R2		1F	6	-	-	-	-			-			ļ	13	≥4		Synchronize to Interrupt R1→R2 ²	 :	•	•	•
TFR R1, R2 TST TSTA TSTB TST	02	۱۲	0	2	0D	6	2	60	-	2+	7D	7	3	4D 5D	2 2	1	Test A Test B Test M		1 1 1	-	000

NOTES:

- 1. This column gives a base cycle and byte count. To obtain total count, add the values obtained from the INDEXED ADDRESSING MODE table, Table 2.
- 2. R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers.

The 8 bit registers are: A, B, CC, DP

The 16 bit registers are: X, Y, U, S, D, PC

- 3. EA is the effective address.
- 4. The PSH and PUL instructions require 5 cycles plus 1 cycle for each byte pushed or pulled.
- 5. 5(6) means: 5 cycles if branch not taken, 6 cycles if taken (Branch instructions).
- 6. SWI sets I and F bits. SWI2 and SWI3 do not affect I and F.
- 7. Conditions Codes set as a direct result of the instruction.
- 8. Vaue of half-carry flag is undefined.
- 9. Special Case Carry set if b7 is SET.



FIGURE 18 — PROGRAMMING AID (CONTINUED)

Branch Instructions

		Addressing Mode Relative				5	3	2	1	0
Instruction	Forms	OP		#	Description	H	N	Z	V	c
BCC	BCC LBCC	24 10 24	3 5(6)	2 4	Branch C=0 Long Branch C=0	•	:	••	• •	•
BCS	BCS LBCS	25 10 25	3 5(6)	2	Branch C = 1 Long Branch C = 1	•	•	•	•	•
BEQ	BEQ LBEQ	27 10 27	3 5(6)	2	Branch Z= 1 Long Branch Z= 1	•	•	• •	• •	• •
BGE	BGE LBGE	2C 10 2C	3 5(6)	2 4	Branch≥Zero Long Branch≥Zero	•	•	• •	•	•
BGT	BGT LBGT	2E 10 2E	3 5(6)	2 4	Branch > Zero Long Branch > Zero	•	•	•	•	• •
ВНІ	BHI LBHI	22 10 22	3 5(6)	2 4	Branch Higher Long Branch Higher	:	•	•	•	•
BHS	BHS LBHS	24 10 24	3 5(6)	2	Branch Higher or Same Long Branch Higher or Same	•	•	• •	•	•
BLE	BLE LBLE	2F 10 2F	3 5(6)	2 4	Branch≤Zero Long Branch≤Zero	•	•	•	•	•
BLO	BLO LBLO	25 10 25	3 5(6)	4	Branch lower Long Branch Lower	•	•	•	• •	•

		Addressing Mode Relative				5	3	2	1	0
Instruction	Forms	OP	~ 5	#	Description	H	N	Z	V	c
BLS	BLS LBLS	23 10	3 5(6)	2	Branch Lower or Same Long Branch Lower	•	•	•	•	•
		23			or Same	L				
BLT	BLT LBLT	2D 10 2D	3 5(6)	2 4	Branch < Zero Long Branch < Zero	•	•	•	•	•
ВМІ	BMI LBMI	2B 10 2B	3 5(6)	2 4	Branch Minus Long Branch Minus	:	•	•	:	•
BNE	BNE LBNE	26 10 26	3 5(6)	2 4	Branch Z=0 Long Branch Z=0	•	•	•	:	•
BPL	BPL LBPL	2A 10 2A	3 5(6)	2 4	Branch Plus Long Branch Plus	•	•	•	•	•
BRA	BRA LBRA	20 16	3 5	2	Branch Always Long Branch Always	•	•	•	:	•
BRN	BRN LBRN	21 10 21	3 5	2 4	Branch Never Long Branch Never	:	•	•	•	•
BSR	BSR LBSR	8D 17	7 9	3	Branch to Subroutine Long Branch to Subroutine	•	•	•	:	•
BVC	BVC LBVC	28 10 28	3 5(6)	2 4	Branch V=0 Long Branch V=0	•	•	•	•	•
BVS	BVS LBVS	29 10 29	3 5(6)	2 4	Branch V = 1 Long Branch V = 1	•	:	•	:	•

SIMPLE BRANCHES

	OP	~	#_
BRA	20	3	2
LBRA	16	5	3
BRN	21	3	2
LBRN	1021	5	4
BSR	8D	7	2
LBSR	17	9	3

SIMPLE CONDITIONAL BRANCHES (Notes 1-4)

Test	True	OP	False	OP
N = 1	ВМІ	2B	BPL	2A
Z = 1	BEQ	27	BNE	26
V = 1	BVS	29	BVC	28
C = 1	BCS	25	BCC	24

SIGNED CONDITIONAL BRANCHES (Notes 1-4)

Test	True	OP	False	OP
r>m	BGT	2E	BLE	2F
r≥m	BGE	2C	BLT	2D
r = m	BEQ	27	BNE	26
r≤m	BLE	2F	BGT	2E
r <m< th=""><th>BLT</th><th>2D</th><th>BGE</th><th>2C</th></m<>	BLT	2D	BGE	2C

UNSIGNED CONDITIONAL BRANCHES (Notes 1-4)

Test	True	OP	False	OP
r>m	вні	22	BLS	23
r≥m	BHS	24	BLO	25
r = m	BEQ	27	BNE	26
r≤m	BLS	23	вні	22
r <m< td=""><td>BLO</td><td>25</td><td>BHS</td><td>24</td></m<>	BLO	25	BHS	24

NOTES:

- 1. All conditional branches have both short and long variations.
- 2. All short branches are 2 bytes and require 3 cycles.
- 3. All conditional long branches are formed by prefixing the short branch opcode with \$10 and using a 16-bit destination offset.
- 4. All conditional long branches require 4 bytes and 6 cycles if the branch is taken or 5 cycles if the branch is not taken.
- 5. 5(6) means: 5 cycles if branch not taken, 6 cycles if taken.




INDEXED ADDRESSING MODES

		Nondirect Indirect				ndirect			
Туре	Forms	Assembler Form	Post-Byte Opcode	+ ~	+ #	Assembler Form	Post-Byte Opcode	+ ~	+ #
Constant Offset From R	No Offset 5-Bit Offset 8-Bit Offset 16-Bit Offset	, R n, R n, R n, R	1RR00100 0RRnnnn 1RR01000 1RR01001	1	0 0 1 2	default [n, R]	1RR10100 ts to 8-bit 1RR11000 1RR11001	4	0 1 2
Accumulator Offset From R	A – Register Offset B – Register Offset D – Register Offset	A, R B, R D, R	1RR00110 1RR00101 1RR01011	1	000	[B, R]	1RR10110 1RR10101 1RR11011	4	000
Auto Increment/Decrement R	Increment By 1 Increment By 2 Decrement By 1 Decrement By 2	, R+ , R + + , -R ,R	1RR00000 1RR00001 1RR00010 1RR00011	3 2	0000	[, R ++] no	t allowed 1RR10001 t allowed 1RR10011		0
Constant Offset From PC	8-Bit Offset 16-Bit Offset	n, PCR n, PCR	1XX01100 1XX01101	1 5	1 2		1XX11100 1XX11101		1 2
Extended Indirect	16-Bit Address	-		E	E	[n]	10011111	5	2


R=X, Y, U, or S RR: 00=X 10=U X=Don't Care 01=Y 11=S

INDEXED ADDRESSING POSTBYTE REGISTER BIT ASSIGNMENTS

REGISTER BIT ASSIGNMENTS								
	D	Post-Byte Register Bit						Indexed
L								Addressing
7	6	5	4	3	2	1	0	Mode
0	R	R	×	×	×	×	×	EA = , R + 5 Bit Offset
1	R	R	0	0	0	0	0	, R +
1	R	R	1	0	0	0	1	, R + +
1	R	R	0	0	0	1	0	,- R
1	R	R	-	0	0	1	1	, R
1	R	R	1	0	1	0	0	EA = R + 0 Offset
1	R	R	_	0	1	0	1	EA = , R + ACCB Offset
1	R	R	1	0	1	1	0	EA = , R + ACCA Offset
1	R	R	T	1	0	0	0	EA = , R+ 8-Bit Offset
1	R	R	1	1	0	0	1	EA = , R + 16-Bit Offset
1	R	R	1	1	0	1	1	EA = , R + D Offset
1	×	х	I	1	1	0	0	EA = , PC + 8-Bit Offset
1	х	х	Τ	1	1	0	1	EA = , PC + 16-Bit Offset
1	R	R	1	1	1	1	1	EA = [, Address]
			l	l				
	_	مر ا	Ĭ	_		~		Addressing Mode Field
			L					- Indirect Field
								(Sign bit when $b7 = 0$)
		<u> </u>		-				Register Field: RR00 = X
								01 = Y
10 = U							10 = U 11 = S	
	X = Don't Care							11 = 3








ORDERING INFORMATION

Package		Temperature	
Type	Frequency	Range	Order Number
Ceramic	1.0 MHz	0°C to 70°C	MC6809EL
L Suffix	1.0 MHz	-40°C to 85°C	MC6809ECL
	1.5 MHz	0°C to 70°C	MC68A09EL
	1.5 MHz	-40°C to 85°C	MC68A09ECL
	2.0 MHz	0°C to 70°C	MC68B09EL
	2.0 MHz	-40°C to 85°C	MC68B09ECL
Plastic	1.0 MHz	0°C to 70°C	MC6809EP
P Suffix	1.0 MHz	-40°C to 85°C	MC6809ECP
	1.5 MHz	0°C to 70°C	MC68A09EP
1	1.5 MHz	-40°C to 85°C	MC68A09ECP
	2.0 MHz	0°C to 70°C	MC68B09EP
	2.0 MHz	-40°C to 85°C	MC68B09ECP
Cerdip	1.0 MHz	0°C to 70°C	MC6809ES
S Suffix	1.0 MHz	-40°C to 85°C	MC6809ECS
	1.5 MHz	0°C to 70°C	MC68A09ES
	1.5 MHz	-40°C to 85°C	MC68A09ECS
1	2.0 MHz	0°C to 70°C	MC68B09ES
	2.0 MHz	-40°C to 85°C	MC68B09ECS



PACKAGE DIMENSIONS




	MILLIN	METERS	INCHES		
DIM	MIN	MIN MAX		MAX	
Α	51.69	52.45	2.035	2.065	
В	13.72	14.22	0.540	0.560	
C	3.94	5.08	0.155	0.200	
D	0.36	0.56	0.014	0.022	
F	1.02	1.52	0.040	0.060	
G	2.54	BSC	0.100 BSC		
Н	1.65	2.16	0.065	0.085	
J	0.20	0.38	0.008	0.015	
K	2.92	3.43	0.115	0.135	
L	15.24	BSC	0.600	BSC	
M	00	15 ⁰	00	15 ⁰	
N	0.51	1.02	0.020	0.040	

NOTES:

- 1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25 mm (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
- 2. DIMENSION L TO CENTER OF LEADS
- WHEN FORMED PARALLEL.
 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

P SUFFIX
PLASTIC PACKAGE
CASE 711-03



l	MILLIM	ETERS	INCHES		
DIM	MIN	MIN MAX		MAX	
Α	50.29	51.31	1.980	2.020	
В	14.63	15.49	0.576	0.610	
C	2.79	4.32	0.110	0.170	
D	0.38	0.53	0.015	0.021	
F	0.76	1.52	0.030	0.060	
G	2.54	BSC	0.100 BSC		
J	0.20	0.33	0.008	0.013	
K	2.54	4.57	0.100	0.180	
L	14.99	15.65	0.590	0.616	
M		100	_	100	
N	1.02	1.52	0.040	0.060	


NOTES:

- 1. DIMENSION -A- IS DATUM.
- 2. POSITIONAL TOLERANCE FOR LEADS:

⊕ 0.25 (0.010) **⊚ T A⊚**


- 3. T- IS SEATING PLANE.
- 4. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 5. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.

L SUFFIX
CERAMIC PACKAGE
CASE 715-05



NOTES:

- 1. DIMENSION-A-IS DATUM.
- POSITIONAL TOLERANCE FOR LEADS:



- T- IS SEATING PLANE.
- **DIMENSION L TO CENTER** OF LEADS WHEN FORMED PARALLEL.
- 5. DIMENSION A AND B INCLUDES MENISCUS.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	51.31	53.24	2.020	2.096
В	12.70	15.49	0.500	0.610
C	4.06	5.84	0.160	0.230
D	0.38	0.56	0.015	0.022
F	1.27	1.65	0.050	0.065
G	2.54 BSC		0.100 BSC	
J	0.20	0.30	800.0	0.012
K	3.18	4.06	0.125	0.160
L	15.24 BSC		0.600 BSC	
M	50	150	50	15 ⁰
N	0.51	1.27	0.020	0.050

S SUFFIX CERDIP PACKAGE CASE 734-03



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola customer application by customer's technical experts. Motorola on to convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



